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Abstract 
Network-on-Chip has become a hot spot in the field of complex System-on-Chip for its effectiveness. 
The performance of NoC, to a large extent, depends on the router’s structure. In this paper, we present a 
method based on fault-tolerant hardware structure to solve the problem of instability inhere in routers. We 
suggest adding bypass into routers and using a dynamic reconfigurable XY-YX routing algorithm; this 
solution shall ensure effective communications in NoC. Verilog language is used to describe all of the 
modules in QuartusⅡenvironment. We conduct the simulation experiment and area integrated, as well as 
accomplishes the overall modules’ design using Altera's FPGA. The experiment results show that our 
design can meet the needs of communication in NoC. 
© 2011 Published by Elsevier Ltd. 
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1. Introduction
With the development of microelectronics technology, integrated circuit has entered into nanoscale
technology, the integration degree of present System-on-Chips (SoC) becomes higher and higher, and 
their structure and design method will meet insurmountable obstacles. NoC transplants internet 
technology to SoC and becomes a solution of SoC. NoC[1][2] has the features such as good space 
expansibility, low interconnection power, and low delay, and has good ability of parallel communication. 
In the specific design, the interconnected NoC based on routers should consider that routers easily break 
down. Therefore, fault-tolerant strategies should be introduced into design and production to realize 
continuous effective work when the router breaks down. 
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Fig. 1 the structure of a typical router 
The literature [3] introduced the structure of communication nodes into NoC, and later the design and 
realization of router nodes were introduced by many literatures. Fig.1 gives typical router modules with 5 
inputs and 5 outputs based on wormhole switching[4]. The main router modules are input/output buffer 
queue, control & routing arbiter, and crossbar switch. The literature [5] pointed out that the buffer queue 
and crossbar switch in a NoC router easily break down because they occupy most of the area of the router. 
For the damaged router, the literature [6] adopted a reconfigurable fault-tolerant routing algorithm, which 
uses XY routing algorithm in the correct zone and uses specific routing algorithm in the error zone. But 
this algorithm may increase the transmission path and the time delay. Moreover, according to this 
algorithm, the routing selection can be conducted only when the specific location of the breakdown node 
has been determined. 
The literature [6] modifies routing algorithm and realizes the fault-tolerant function mainly through 
software. But this paper is mainly from the hardware considerations, designs and realizes a router based 
on wormhole switching. A input control port, and east-west and south-north two-way bypasses are added 
into the router. When a breakdown of the router has been detected, the control port controls data to be 
transmitted through bypasses, the breakdown router is regarded as a link, and routing algorithm is 
modified in the structure of the router. Then the structure of the router can realize the fault-tolerant 
function of NoC.
2.  Fault-tolerant router 
2.1 NoC fault-tolerant architecture 
NoC is a network structure composed of a router controlling network data transmission and links 
connecting the IP cores in SoC for data transmission. The topological structure of NoC has many kinds. 
For example, 2D mesh and torus have become common topological structures connecting many IP cores. 
This paper mentions three kinds of router nodes with fault-tolerant function based on the topological 
structure of 4×4 2D-mesh, as is shown in Fig.2. 
In the fig.2 , R1 denotes intermediate router nodes, and two two-way bypasses are added into the 
router and connect the south-north and east-west ports of the router respectively. For example, data enter 
into R1 node from a certain east port and the router breaks down, then the data are directly outputted to a 
west port through the bypass. R2 and R3 denote two kinds of edge nodes in Y direction, south-north two-
way bypass and east-north one-way bypass are added into R2, and south-north two-way bypass and west-
north one-way bypass are added into R3; east-west two-way bypass and south-west one-way bypass are 
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added into the edge nodes R4 in X direction, and east-west two-way bypass and north-east one-way 
bypass are added into the nodes R5; four different kinds of two-way bypasses are added into the vertex 
nodes R6, as is shown in the figure above. 
Fig. 2 fault-tolerant network model 
2.2 Fault-tolerant router 
The following is focused on the design of the nodes of intermediate router, and the schematic of the 
router structure is shown in Fig.3. This figure is based on Fig.1, and four demultiplexers (Demux), four 
multiplexers (Mux), four bypasses, and one input control port are added into the original router.  
：Demux   ：Mux ：Bypass
Fig. 3 the structure of a fault-tolerant router 
2.2.1. Control of input port 
When the input value of control port is 0, the router does not break down. If data are inputted from a 
certain input port, then they are inputted into buffer queue through Demux, the packet format is 
determined and routed by the routing & arbitration module, the crossbar switch is controlled to choose an 
output port, and finally the data are outputted from the output port chosen by Mux. 
When the input value of control port is 1, the router breaks down, i.e. its inner modules can not work. 
If data are inputted from a certain input port, then they are directly outputted through the bypass chosen 
by Demux and Mux. This paper assumes that the breakdown router in NoC has been detected through 
appropriate BIST test. 
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2.2.2. Packet format 
The data bandwidth of physical link in NoC is 19 bits, which contain 16 data bits, 2 bits for microchip 
type marker, and 1 bit for fault marker. The bit for fault marker indicates the frequency of data passing 
breakdown nodes: 0 denotes that data have not passed a breakdown node or have passed breakdown 
nodes for even times, and 1 denotes that data have passed breakdown nodes for odd times. The two bits 
for microchip type marker are mainly used to distinguish the microchip types: 01 denotes header 
microchip, 00 denotes data microchip, and 10 denotes trailer microchip. The corresponding data of the 
header microchip denote address information, and the high eight bits denote X-dimension (east-west) 
address and the low eight bits denote Y-dimension (south-north) address for the design in this paper. As is 
shown in Fig.4, this paper gives the packet format after passing breakdown nodes. 
Fig. 4 the packet format 
2.3 Reconfigurable dynamic routing algorithms 
The reconfigurable dynamic XY-YX routing algorithm putted forward by this paper is based on the 
deterministic XY routing algorithm, and the routing algorithm is determined through the detection of the 
bit for fault marker of packet. Fig. 5 shows 4×4 2D-mesh network structure, in which the IP cores are 
omitted. 
Fig. 5 dynamic fault-tolerant routing algorithm 
In the figure above, S is a source node, D1 and D2 are destination nodes, and A is a breakdown node. 
Data first adopt XY routing algorithm in the router S, they are transmitted to the node B by the bypass 
trough the input control port controlling Demux and Mux when they meet the breakdown node A because 
this node has no routing function, and the bit for fault marker of data is revised to 1; if the routing & 
arbitration module in the router B detects the bit for fault marker of data as 1, then the data are transmitted 
with YX routing algorithm in the router B, and if the data meet a breakdown node once more, then the bit 
for fault marker of data is revised to 0 again, and the data adopt XY routing algorithm in the next routing 
node with no breakdown. When the destination node is D2, if data still adopt XY routing algorithm as 
they pass the breakdown node A and get to the router B, then the data are transmitted to the source node S 
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and can not get to the destination node. Therefore, data adopt YX routing algorithm in the router B, then 
they can get to the destination node D2. 
3. Experiments 
3.1 Simulation 
This experiment adopts Verilog HDL hardware description language as the design input tool to 
conduct circuit module design in the Quartus Ⅱ 8.0 environment. This paper will not introduce the 
detailed design of circuit module, and the following gives the function simulation result of breakdown 
router obtained by the simulation tool of Quartus Ⅱ.
In Fig.6, the simulation waveform is directed against the transmission process of complete packet in 
breakdown router nodes, and the value of the input control port Trl is 1 (Trl is at high level), which 
indicates the current router has broken down. Then all the data are transmitted by the bypass, and the bit 
for fault marker of the packet is set up as 1, which indicates the data has passed the breakdown router 
node once. 
Fig. 6 data transmission simulation in a breakdown router 
By analyzing the function simulation waveform above and the process of the routing node on data 
microchip, we can confirm that the routing module is able to realize all the expected functions. Finally, 
practical Verilog HDL programming and circuit compilation, downloading, and simulation indicate the 
function of this part of circuit can be completely realized in a FPGA development board DE3 chip 
(EP3SL150) developed by ALTERA corporation, it occupies comparatively not many system resources, 
and the function and timing meet the design requirements.  
Table 1 area spending of routers 














lookup tables（LUTs) 54 580 19 19 58 752 66 640 
registers 26 254 0 0 27 259 30 274 
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3.2  Area integration  
This paper is based on the thorough research on a typical router, modifies it and designs a fault-tolerant 
router putted forward by this paper and the router model in the literature [6] respectively, and gives their 
area spending respectively by using the integration tool of Quartus II. “Area” here means the quantity of 
consumed FPGA logic resources, which is measured by the consumed registers and lookup tables (LUT). 
Table 1 above gives the resources consumption of part modules and the total modules and the ports 
quantity of the total modules. 
3.3 Timing analysis 
Considering the area spending, the resources utilizations of this paper and the literature [6] both are 
small. Considering the time delay, this paper and the literature [6] both adopt XY routing algorithm and 
their time delay of data passing a router is basically the same when no breakdown router exists; when 
breakdown routers exist, this paper first ensures the shortest path and then transmits data from the 
breakdown node to the next router by the bypass, but the literature [6] adopts complicated routing 
algorithm to go round a breakdown node, the transmission path is not the shortest path, and the 
transmission time delay increases. For example, Table 2 gives the transmission time delays of data 
passing the bypass in a breakdown node and of data passing a node without breakdown, and these time 
delays are the static timing analysis on circuit design with the work frequency of 200MHz and with a 
certain added timing constraint.  
Table 2  transmission time delays of breakdown nodes 





4.  Conclusions 
NoC is the development direction of future multicore SoC, and the router is the base of NoC 
communication, so the research on the inner structure design of the router is of very important 
significance. The experiments indicate that the router modules designed by this paper realize fault-
tolerant function in the case of low delay, and ensure normal communication of NoC. But this algorithm 
can not tolerate the simultaneous breakdown of two neighboring intermediate nodes or edge nodes. The 
follow-up work will be further perfected, and BIST will be added into the router modules to realize their 
self-detection function. 
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